



H81H3-AD

Rev:V1.0

ECS
CONFIDENTIAL

TABLE OF CONTENTS


Page	Index
1	Cover Page
2	Block Diagram
3	GPIO Function & INT# Mapping
4	CPU-PEG/DMI/FDI/DDI
5	CPU-MISC
6	CPU-DDR3
7	CPU-POWER
8	CPU-GND
9	PCIE*16
10	DVI-D+VGA
11	DDR3-CHA/CHB
12	DDR3-Vref
13	PCH-DMI/PE/USB2.0
14	PCH-FDI/DDI/USB3.0/CLK
15	PCH-SATA/SATA CONN & PWR/OBR
16	PCH-MISC
17	PCH-POWER
18	PCH-GND
19	PCIE*1
20	USB2.0 CONN & Header
21	USB3.0 Header
22	SPI/SMbus
23	ECIO-IT8732
24	FAN/PS2/Buzzer/F_Panel
25	LPT/COM/TPM
26	LAN RTL8111E

Page	Index
27	AUDIO-ALC662_VD
28	AUDIO-CONN & Header
29	XDP-CPU/PCH
30	DC/DC VDIMM/DDR_VTT/5VDUAL
31	DC/DC PCH_1.5V/PCH,ME_1.05V
32	DC/DC ATX_3VSB/3VDUAL
33	DC/DC Vcore /Gate driver
34	DC/DC VCC3 & VCC & ATX12P
35	PWR Delivery
36	PWR Sequence/RST Diagram
37	CLK Distribution

REVISION HISTORY:

Rev	Date	Notes
A	2013/01/23	Modified Q87H3-AM to Sargo project.
B	2013/05/10	Swap BIOS_WP and CMOS header, combine bottom side of GND plane VGA and PS2.
C	2013/05/30	Cancel sparate line of Vcore in GND layer.
V1.0	2013/06/07	modified for MP.

Title Cover Page		
Size Custom	Document Number H81H3-AD	Rev 1.0
Date: Friday, June 07, 2013	Sheet 1	of 37



PCH-GPIO function


Pin Name	Power Well	Usage	Default Status	
GPIO13	3VSB	LPC_PME	GPI	
GPIO40	3VSB	USB_5VDUAL control	Native	S0/S3/S4/S5:High
GPIO72	3VSB	USB_5VDUAL control (reserve)	Native	S0/S3/S4/S5:High
GPIO45	3VSB	BIOS WP	Native	OUTPUT Low/BIOS WP, High/Normal
GPIO57	3VSB	BIOS WP	GPI	INPUT Low/Normal, High/BIOS WP
GPIO46	3VSB	WLAN_DIS_L	Native	
GPIO61	3VSB	LPCPD_L	Native	INPUT Low/Active
GPIO27	ATX_3VSB	ILAN_WAKE_L	GPI	INPUT Low/Active
GPIO1	VCC3	OBR	GPI	INPUT Low/Active
GPIO6	VCC3	Thermal_SD	GPI	INPUT Low/Active
GPIO68	VCC3	TP_VGA	GPI	INPUT Low/On VGA output
GPIO23	VCC3	HDPANEL_DETECT	Native	INPUT Low/Active
GPIO15	3VSB	PEX16_RST	GPO	S0:High S3/S4/S5:Low
DL,BIOS must be pro				
GPIO73	3VSB	case open(reserve)	PCIECLKRQ0#	
GPIO24	3VSB	ME_Disable	GPO	OUTPUT Low/Normal, High/ME disable
GPIO19	VCC3	BOOT device detect	GPI	
GPIO51	VCC3	BOOT device detect	GPO	


Interrupt mapping

Function	INT# port	PCle*1 port	Device
LAN	INTC#	port 3	RTL8111E-VC
PCIEX1	INTD#	port 4	LPT integrate
SATA	INTB#	NA	LPT integrate

SIO-GPIO function

Pin Name	Power Well	Usage	Default Status	
GP16	VCC3	Beep(reserve)	CIRRX2	
GP36	3VSB	Thermal_SD	FAN_CTL3	OUTPUT Low/Thermal SD, High/Normal
GP35	3VSB	LED0	FAN_TAC4	
GP37	3VSB	LED1	FAN_TAC3	
GP70	VCC3	TPM Onboard detect	GPIO	INPUT Low/TMP Header, High/TMP CHIP
GP71	VCC3	BOM detect	GPIO	
GP73	VCC3	BOM detect	GPIO	
GP74	VCC3	BOM detect	GPIO	
GP76	3VSB	Changer enable	GPIO	S0/S3/S4/S5:High
GP46	3VSB	Acer Header	GPIO	
GP47	3VSB	Acer Header	GPIO	
GP40	3VSB	5VDUAL Switch	3VSB SW	
RI1#	3VSB	LAN on MB wake up	RI1	INPUT Low/Active
BIOS must be pro to Native 3VSB SW				





11	M_DATA_A[0..63]	<<	M_DATA_A[0..63]
11	M_DQS_A_P[0..7]	<<	M_DQS_A_P[0..7]
11	M_DQS_A_N[0..7]	<<	M_DQS_A_N[0..7]
11	M_MA_A[0..15]	<<	M_MA_A[0..15]
11	M_BS_A[0..2]	<<	M_BS_A[0..2]
11	M_CS_A_L[0..1]	<<	M_CS_A_L[0..1]
11	M_CKE_A[0..1]	<<	M_CKE_A[0..1]
11	M_ODT_A[0..1]	<<	M_ODT_A[0..1]
11	M_CLK_A_P[0..1]	<<	M_CLK_A_P[0..1]
11	M_CLK_A_N[0..1]	<<	M_CLK_A_N[0..1]
11	M_WE_A_L	<<	M_WE_A_L
11	M_CAS_A_L	<<	M_CAS_A_L
11	M_RAS_A_L	<<	M_RAS_A_L

DDR3 CH.A


11	M_DATA_B[0..63]	<<	M_DATA_B[0..63]
11	M_DQS_B_P[0..7]	<<	M_DQS_B_P[0..7]
11	M_DQS_B_N[0..7]	<<	M_DQS_B_N[0..7]
11	M_MA_B[0..15]	<<	M_MA_B[0..15]
11	M_BS_B[0..2]	<<	M_BS_B[0..2]
11	M_CS_B_L[0..1]	<<	M_CS_B_L[0..1]
11	M_CKE_B[0..1]	<<	M_CKE_B[0..1]
11	M_ODT_B[0..1]	<<	M_ODT_B[0..1]
11	M_CLK_B_P[0..1]	<<	M_CLK_B_P[0..1]
11	M_CLK_B_N[0..1]	<<	M_CLK_B_N[0..1]
11	M_WE_B_L	<<	M_WE_B_L
11	M_CAS_B_L	<<	M_CAS_B_L
11	M_RAS_B_L	<<	M_RAS_B_L


DDR3 CH.B

6.11 DDR3_DRAMRST_L << DDR3_DRAMRST_L



**Attention

CPU1A		HASWELL	
M_DATA A0		AD38	SA_DQ[0]
M_DATA A1		AD39	SA_DQ[1]
M_DATA A2		AF38	SA_DQ[2]
M_DATA A3		AF39	SA_DQ[3]
M_DATA A4		AD37	SA_DQ[4]
M_DATA A5		AD40	SA_DQ[5]
M_DATA A6		AF37	SA_DQ[6]
M_DATA A7		AF40	SA_DQ[7]
M_DATA A8		AH40	SA_DQ[8]
M_DATA A9		AH39	SA_DQ[9]
M_DATA A10		AK38	SA_DQ[10]
M_DATA A11		AK39	SA_DQ[11]
M_DATA A12		AH37	SA_DQ[12]
M_DATA A13		AH38	SA_DQ[13]
M_DATA A14		AK37	SA_DQ[14]
M_DATA A15		AK40	SA_DQ[15]
M_DATA A16		AM39	SA_DQ[16]
M_DATA A17		AM38	SA_DQ[17]
M_DATA A18		AP38	SA_DQ[18]
M_DATA A19		AP39	SA_DQ[19]
M_DATA A20		AM37	SA_DQ[20]
M_DATA A21		AM38	SA_DQ[21]
M_DATA A22		AP37	SA_DQ[22]
M_DATA A23		AP40	SA_DQ[23]
M_DATA A24		AV37	SA_DQ[24]
M_DATA A25		AW37	SA_DQ[25]
M_DATA A26		AV35	SA_DQ[26]
M_DATA A27		AV36	SA_DQ[27]
M_DATA A28		AT37	SA_DQ[28]
M_DATA A29		AU37	SA_DQ[29]
M_DATA A30		AT35	SA_DQ[30]
M_DATA A31		AW35	SA_DQ[31]
M_DATA A32		AV36	SA_DQ[32]
M_DATA A33		AU36	SA_DQ[33]
M_DATA A34		AV4	SA_DQ[34]
M_DATA A35		AU4	SA_DQ[35]
M_DATA A36		AW6	SA_DQ[36]
M_DATA A37		AW4	SA_DQ[37]
M_DATA A38		AY4	SA_DQ[38]
M_DATA A39		AY4	SA_DQ[39]
M_DATA A40		AR1	SA_DQ[40]
M_DATA A41		AR4	SA_DQ[41]
M_DATA A42		AN3	SA_DQ[42]
M_DATA A43		AN4	SA_DQ[43]
M_DATA A44		AR2	SA_DQ[44]
M_DATA A45		AR3	SA_DQ[45]
M_DATA A46		AN2	SA_DQ[46]
M_DATA A47		AN1	SA_DQ[47]
M_DATA A48		AL1	SA_DQ[48]
M_DATA A49		AL4	SA_DQ[49]
M_DATA A50		AJ3	SA_DQ[50]
M_DATA A51		AJ4	SA_DQ[51]
M_DATA A52		AL2	SA_DQ[52]
M_DATA A53		AL3	SA_DQ[53]
M_DATA A54		AJ2	SA_DQ[54]
M_DATA A55		AJ1	SA_DQ[55]
M_DATA A56		AG1	SA_DQ[56]
M_DATA A57		AG4	SA_DQ[57]
M_DATA A58		AE3	SA_DQ[58]
M_DATA A59		AE4	SA_DQ[59]
M_DATA A60		AG2	SA_DQ[60]
M_DATA A61		AG3	SA_DQ[61]
M_DATA A62		AE2	SA_DQ[62]
M_DATA A63		AE1	SA_DQ[63]
M_DQS A P0		AE39	SA_DQS[0]
M_DQS A P1		AJ39	SA_DQS[1]
M_DQS A P2		AN39	SA_DQS[2]
M_DQS A P3		AV36	SA_DQS[3]
M_DQS A P4		AV5	SA_DQS[4]
M_DQS A P5		AP3	SA_DQS[5]
M_DQS A P6		AK3	SA_DQS[6]
M_DQS A P7		AF3	SA_DQS[7]
M_DQS A N0		AE38	SA_DQS[8]
M_DQS A N1		AJ38	SA_DQS[9]
M_DQS A N2		AN38	SA_DQS[10]
M_DQS A N3		AV36	SA_DQS[11]
M_DQS A N4		AW5	SA_DQS[12]
M_DQS A N5		AP2	SA_DQS[13]
M_DQS A N6		AK2	SA_DQS[14]
M_DQS A N7		AF2	SA_DQS[15]
M_DQS A N8		AU32	SA_DQS[16]
M_DQS A N9		AK22	SA_DQS[17]
M_DQS A N10		AK22	SA_DQS[18]
M_DQS A N11		AK22	SA_DQS[19]
M_DQS A N12		AK22	SA_DQS[20]
M_DQS A N13		AK22	SA_DQS[21]
M_DQS A N14		AK22	SA_DQS[22]
M_DQS A N15		AK22	SA_DQS[23]
M_DQS A N16		AK22	SA_DQS[24]
M_DQS A N17		AK22	SA_DQS[25]
M_DQS A N18		AK22	SA_DQS[26]
M_DQS A N19		AK22	SA_DQS[27]
M_DQS A N20		AK22	SA_DQS[28]
M_DQS A N21		AK22	SA_DQS[29]
M_DQS A N22		AK22	SA_DQS[30]
M_DQS A N23		AK22	SA_DQS[31]
M_DQS A N24		AK22	SA_DQS[32]
M_DQS A N25		AK22	SA_DQS[33]
M_DQS A N26		AK22	SA_DQS[34]
M_DQS A N27		AK22	SA_DQS[35]
M_DQS A N28		AK22	SA_DQS[36]
M_DQS A N29		AK22	SA_DQS[37]
M_DQS A N30		AK22	SA_DQS[38]
M_DQS A N31		AK22	SA_DQS[39]
M_DQS A N32		AK22	SA_DQS[40]
M_DQS A N33		AK22	SA_DQS[41]
M_DQS A N34		AK22	SA_DQS[42]
M_DQS A N35		AK22	SA_DQS[43]
M_DQS A N36		AK22	SA_DQS[44]
M_DQS A N37		AK22	SA_DQS[45]
M_DQS A N38		AK22	SA_DQS[46]
M_DQS A N39		AK22	SA_DQS[47]
M_DQS A N40		AK22	SA_DQS[48]
M_DQS A N41		AK22	SA_DQS[49]
M_DQS A N42		AK22	SA_DQS[50]
M_DQS A N43		AK22	SA_DQS[51]
M_DQS A N44		AK22	SA_DQS[52]
M_DQS A N45		AK22	SA_DQS[53]
M_DQS A N46		AK22	SA_DQS[54]
M_DQS A N47		AK22	SA_DQS[55]
M_DQS A N48		AK22	SA_DQS[56]
M_DQS A N49		AK22	SA_DQS[57]
M_DQS A N50		AK22	SA_DQS[58]
M_DQS A N51		AK22	SA_DQS[59]
M_DQS A N52		AK22	SA_DQS[60]
M_DQS A N53		AK22	SA_DQS[61]
M_DQS A N54		AK22	SA_DQS[62]
M_DQS A N55		AK22	SA_DQS[63]
M_DQS A N56		AK22	SA_DQS[64]
M_DQS A N57		AK22	SA_DQS[65]
M_DQS A N58		AK22	SA_DQS[66]
M_DQS A N59		AK22	SA_DQS[67]
M_DQS A N60		AK22	SA_DQS[68]
M_DQS A N61		AK22	SA_DQS[69]
M_DQS A N62		AK22	SA_DQS[70]
M_DQS A N63		AK22	SA_DQS[71]
M_DQS A N64		AK22	SA_DQS[72]
M_DQS A N65		AK22	SA_DQS[73]
M_DQS A N66		AK22	SA_DQS[74]
M_DQS A N67		AK22	SA_DQS[75]
M_DQS A N68		AK22	SA_DQS[76]
M_DQS A N69		AK22	SA_DQS[77]
M_DQS A N70		AK22	SA_DQS[78]
M_DQS A N71		AK22	SA_DQS[79]
M_DQS A N72		AK22	SA_DQS[80]
M_DQS A N73		AK22	SA_DQS[81]
M_DQS A N74		AK22	SA_DQS[82]
M_DQS A N75		AK22	SA_DQS[83]
M_DQS A N76		AK22	SA_DQS[84]
M_DQS A N77		AK22	SA_DQS[85]
M_DQS A N78		AK22	SA_DQS[86]
M_DQS A N79		AK22	SA_DQS[87]
M_DQS A N80		AK22	SA_DQS[88]
M_DQS A N81		AK22	SA_DQS[89]
M_DQS A N82		AK22	SA_DQS[90]
M_DQS A N83		AK22	SA_DQS[91]
M_DQS A N84		AK22	SA_DQS[92]
M_DQS A N85		AK22	SA_DQS[93]
M_DQS A N86		AK22	SA_DQS[94]
M_DQS A N87		AK22	SA_DQS[95]
M_DQS A N88		AK22	SA_DQS[96]
M_DQS A N89		AK22	SA_DQS[97]
M_DQS A N90		AK22	SA_DQS[98]
M_DQS A N91		AK22	SA_DQS[99]
M_DQS A N92		AK22	SA_DQS[100]
M_DQS A N93		AK22	SA_DQS[101]
M_DQS A N94		AK22	SA_DQS[102]
M_DQS A N95		AK22	SA_DQS[103]
M_DQS A N96		AK22	SA_DQS[104]
M_DQS A N97		AK22	SA_DQS[105]
M_DQS A N98		AK22	SA_DQS[106]
M_DQS A N99		AK22	SA_DQS[107]
M_DQS A N100		AK22	SA_DQS[108]
M_DQS A N101		AK22	SA_DQS[109]
M_DQS A N102		AK22	SA_DQS[110]
M_DQS A N103		AK22	SA_DQS[111]
M_DQS A N104		AK22	SA_DQS[112]
M_DQS A N105		AK22	SA_DQS[113]
M_DQS A N106		AK22	SA_DQS[114]
M_DQS A N107		AK22	SA_DQS[115]
M_DQS A N108		AK22	SA_DQS[116]
M_DQS A N109		AK22	SA_DQS[117]
M_DQS A N110		AK22	SA_DQS[118]
M_DQS A N111		AK22	SA_DQS[119]
M_DQS A N112		AK22	SA_DQS[120]
M_DQS A N113		AK22	SA_DQS[121]
M_DQS A N114		AK22	SA_DQS[122]
M_DQS A N115		AK22	SA_DQS[123]
M_DQS A N116		AK22	SA_DQS[124]
M_DQS A N117		AK22	SA_DQS[125]
M_DQS A N118		AK22	SA_DQS[126]
M_DQS A N119		AK22	SA_DQS[127]
M_DQS A N120		AK22	SA_DQS[128]
M_DQS A N121		AK22	SA_DQS[129]
M_DQS A N122		AK22	SA_DQS[130]
M_DQS A N123		AK22	SA_DQS[131]
M_DQS A N124		AK22	SA_DQS[132]
M_DQS A N125		AK22	SA_DQS[133]
M_DQS A N126		AK22	SA_DQS[134]
M_DQS A N127		AK22	SA_DQS[135]
M_DQS A N128		AK22	SA_DQS[136]
M_DQS A N129		AK22	SA_DQS[137]
M_DQS A N130		AK22	SA_DQS[138]
M_DQS A N131		AK22	SA_DQS[139]
M_DQS A N132		AK22	SA_DQS[140]








```
**PCIE SPEC**
VCC3:3A
12V:5.5A
3VSB:0.375A
```



Between PCIEX16 & PCIEX1



報價先上,作Bom拿掉-Mitch



2012/7/05
PCIe Gen3 slot reset circuit update




4 DDID_TX_N0 >> DDID_TX_N0 C51 .1U-16VX7-04 DDID_N2 C
4 DDID_TX_P0 >> DDID_TX_P0 C50 .1U-16VX7-04 DDID_P2 C
4 DDID_TX_N2 >> DDID_TX_N2 C47 .1U-16VX7-04 DDID_N0 C
4 DDID_TX_P2 >> DDID_TX_P2 C46 .1U-16VX7-04 DDID_P0 C

4 DDID_TX_N1 >> DDID_TX_N1 C53 .1U-16VX7-04 DDID_N1 C
4 DDID_TX_P1 >> DDID_TX_P1 C52 .1U-16VX7-04 DDID_P1 C
4 DDID_TX_P3 >> DDID_TX_P3 C48 .1U-16VX7-04 DDID_P3 C
4 DDID_TX_N3 >> DDID_TX_N3 C49 .1U-16VX7-04 DDID_N3 C




14 DVI_HPD << DVI_HPD
14 DDID_CTRLCLK << DDID_CTRLCLK
14 DDID_CTRLDATA << DDID_CTRLDATA

GND C258 .1U-16VY5-04 +V_1P05_PCH
stitching caps for Hsync/Vsync

Mitch 2/25 modify res to 470 ohm by PDG.







Mitch 2/27 unstaff choke by default.






10-025-024578=>一般DVI port
10-025-024980=>多4个固定脚DVI

DVI-D



VGA






If build in Internal DVI Con, that can use the circuit to protect reverse voltage together.






Title	DVI-D+VGA
Size	Document Number
Custom	H81H3-AD
Date:	Friday, June 07, 2013
Sheet	10 of 37
Rev	1.0




CHANNEL A DIMMs




CHANNEL B DIMMs



DDR3-CHA			
Size	Document Number	Rev	
Custom	H81H3-AD	1.0	
Date:	Thursday, June 13, 2013	Sheet	11 of 37




close to DIMM




close to DIMM

0726 Fellow Intel PDG 1.0
VREF_CA Share-Anthony

DIMM_VREF_CA Circuit



close to DIMM's vref



close to DIMM's vref

12'0328
change to 2 ohm (PN:05-152-200108)

12'0328
change to 2 ohm (PN:05-152-200108)


close to DIMM




close to DIMM

DIMM_VREF_DQ Circuit




Title			DDR3-Vref
Size	Document Number	H81H3-AD	
Custom			Rev 1.0
Date:	Friday, June 07, 2013	Sheet	12 of 37











2012/07/09
Reserved Cap for slew rate control




Mitch 5/9 modified for SL.
R299 47 to 56 ohm, R284 33 to 47 ohm
R303 43 to 56 ohm.




Soft strap
GPIO70->USB3_port4
GPIO71->USB3_port5
To determine native function






Mitch 1/22 deleted for Sargo.




Mitch 2/6 deleted for ATX 24 pins.



Mitch 2/6 deleted for ATX 24 pins.




2013/1/21 Wilson: remove pull high resistor








07/19 Chek need 2/3 PWR connector-Anthony






OBR header

					
Title					
PCH-SATA/SATA connector/OBR					
Size	Document Number				Rev
Custom	H81H3-AD				1.0
Date:	Monday, June 10, 2013		Sheet	15	of 37







9,16,22,23,26 SMBCLK_STBY
9,16,22,23,26 SMBDATA_STBY
9,16 PCIE_WAKE_L

SMBCLK_STBY
SMBDATA_STBY
PCIE_WAKE_L



Mitch 1/22 deleted for Sargo.

14 PEX1_100M_P
14 PEX1_100M_N
13 PEX1_TX_P4
13 PEX1_TX_N4
13 PEX1_RX_P4
13 PEX1_RX_N4



PEX1_100M_P
PEX1_100M_N
PEX1_TX_P4
PEX1_TX_N4
PEX1_RX_P4
PEX1_RX_N4

2013/1/8 by nick change

Mitch 1/22 deleted for Sargo.




報價先上, 作Bom拿掉-Mitch



stitching caps for 4X change reference layer


Mitch 1/22 deleted for Sargo.




Between PCIE1 & PCIE1

報價先上, 作Bom拿掉-Anthony


2013/1/18 報價不上-Mitch








	uP7536 Enable use	RJ?	RJ?	S4/S5 USB_5V_DUAL	Customer
	VDIMM	0ohm (1-2)	NA	0 Volt	Acer S4 w/o S5 w/ USB_5V DUAL
	5VSB	0ohm (2-3)	NA	5 Volt	
★	GPIO	NA	0 ohm	S4 : 0 Volt S5 : 5 Volt	





2013/1/9 Wilson Del F_USB3, Import




USB2.0 connector






3. OC[3:0]# should be connected with USB 2.0 ports 0 - 7 and any 4 of USB 3.0 ports 1 - 6.
4. OC[7:4]# should be connected with USB 2.0 ports 8 - 13 and any 4 of USB 3.0 ports 1 - 6.




				
Title				
USB2.0 CONN & Header				
Size	Document Number			Rev
Custom	H81H3-AD			1
Date:	Friday, June 07, 2013	Sheet	20 of 37	

13 USB_N0
13 USB_P0
13 USB_N1
13 USB_P1







SMBus Logic Circuit




SPI ROM




BIOS WP







CPU_FAN 4 pin circuit




PS2 circuit




Front Panel circuit




SYS_FAN 3/4 pin co-layout circuit



Buzzer circuit








Case open circuit





Power LED circuit

SIO_LED1 SIO_GP37	SIO_LED0 SIO_GP35	POWER LED
0 (low)	0 (low)	OFF
0 (low)	1 (High)	OFF
1 (High)	0 (low)	ON
1 (High)	1 (High)	OFF




				
Title LPT/COM/TPM				
Size	Document Number H81H3-AD			Rev 1.0
Custom				
Date:	Friday, June 07, 2013	Sheet	25 of 37	




Acer Lan LED Status






Wake on LAN (WoL) set to ON ==> in BIOS and OS								
	LED		S0	S1	S3	S4	S5	G3 to S5 unplug and plug power cord
Rear Side	ACTIVE-LED (Single Color)	Access Blink	Blink	Blink	Blink	Blink	Blink	OFF
		Others: OFF	OFF	OFF	OFF	OFF	OFF	OFF
	SPEED-LED (Dual Color)	Disconnected: OFF	OFF	OFF	OFF	OFF	OFF	OFF
		1000: ON with A color: Amber	Amber	OFF	OFF	OFF	OFF	OFF
		100: ON with B color: Green	Green	OFF	OFF	OFF	OFF	OFF
	10: OFF	OFF	OFF	OFF	OFF	OFF	OFF	
Front Side	(Single Color)	Access: Blinking Others: OFF	Access: Blinking Others: OFF	Access: Blinking Others: OFF	OFF		OFF	OFF

Wake on LAN (WOL) set to OFF ==> In BIOS and OS								
	LED	S0	S0	S1	S3	S4	S5	G3 to S5 unplug and plug power cord
Rear Side	ACTIVE-LED (Single Color)	Access:Blink	Blink	OFF	OFF	OFF	OFF	OFF
		Others:OFF	OFF	OFF	OFF	OFF	OFF	OFF
	SPEED-LED (Dual Color)	Disconnected:OFF	OFF	OFF	OFF	OFF	OFF	OFF
		1000: ON with A color:Amber	Amber	OFF	OFF	OFF	OFF	OFF
Front Side	(Single Color)	100: ON with B color:Green	Green	OFF	OFF	OFF	OFF	OFF
		10: OFF	OFF	OFF	OFF	OFF	OFF	OFF
		Access: Blinking Others: OFF	Access: Blinking Others: OFF	OFF	OFF	OFF	OFF	OFF







De-pop circuit








File			
AUDIO-ALC662_VD			
Size	Document Number	Rev	
Custom	H81H3-AD	1.0	
Date:	Monday, June 10, 2013	Sheet	27 of 37





AUGND



Mitch 3/12 modified for H81.




Mitch 1/24 deleted H7/8 for Sargo DTX.



12'0425 (CRB 1.0)
Add 0.1uF cap for ITP Hot plug fix




	Ca
CPU XDP function	V
NO CPU XDP function	X

-0:報價





	Pb
PCH XDP function	V
NO PCH XDP function	X


EuP Lot6 Power Saving Circuit




LAN Power Circuit



SPI ROM & PCH Power Circuit



ISL95820 FOR VR12.5 RFQ SCHEMATIC




C544, C546, C553, C572
04-974-224203
C/C.0.22uF.25V.10%.X7R...SMD 0603

BOTTOM PAD
CONNECT TO GND
Through 8 VIAs

Please place RT2 to close QCH1.

請placement RT3靠近L7




VRM Sequencing Circuit

Title VR12.5 SOLUTION ISL95818 SUGGEST SCHEMATIC			
Size C	Document Number H81H3-AD		Rev 1.0
Date:	Friday, June 07, 2013	Sheet 33 of 37	



Mitch 3/21 deleted for multi rail PSU.

SPxx PLACE ON THE
SOLDER SIDE,
CLOSE INDUCTOR



The Rs1, Rs2 and C can be calculated as:



$$C \cdot (R_{S1} // R_{S2}) = \frac{L}{DCR}$$

The inductor peak current limit is:

$$I_{LIM(Peak)} = \frac{V_{th,DC}}{k \cdot DCR}, \text{ where } k = \frac{R_{S2}}{R_{S1} + R_{S2}}$$


The DC current limit is:


$$I_{LIM} = I_{LIM(Peak)} - \frac{V_O \cdot (V_{in} - V_O)}{2 \cdot V_{in} \cdot f_{SW} \cdot L}$$



Mitch 5/20 staff for drop issue on S5 to S0.

Title DC/DC VDIMM/DDR_VTT/5VDUAL			
Size Custom	Document Number H81H3-AD		Rev 1.0
Date: Friday, June 07, 2013	Sheet 34	of 37	





AN ISO 9001:2015 CERTIFIED INSTITUTE



LCIIT



Institute of Information Technologies

Short Term Course - Long Term Success



8010708080



8010708020



8010708080



9811654676

Online / E- Learning

Laptop Desktop Chip Level Training Institute



info@laptopcareiit.com



laptopcareiit



laptopcare.lciit



laptopcare.lciit



www.laptopcareiit.com

www.onlinechipleveltraining.com